Power and thermal design criteria of AlGaN/GaN cascode cell for wideband distributed power amplifier

A. Martin, T. Reveyrand, O. Jardel, M. Campovecchio, S. Piotrowicz, and R. Quéré

Published in
Proceedings of IEEE InMMIC 2008 Conference

© 2008 IEEE Personal use of this material is permitted. However, permission to reprint/republish or redistribute this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Power and thermal design criteria of AlGaN/GaN cascode cell for wideband distributed power amplifier

A. Martin, T. Reveyrand, M. Campovecchio, R. Quéré
XLIM MITIC – CNRS UMR 6172
Limoges - FRANCE
e-mail: audrey.martin@xlim.fr

O. Jardel, S. Piotrowicz
Alcatel-Thalès III-V Lab - MITIC
Marcoussis - FRANCE
e-mail: stephane.piotrowicz@3-5lab.fr

Abstract—This paper deals with non-linear modeling of power GaN HEMT and design of power balanced cascode cell for wideband distributed power amplifiers. The active device is a 8x50µm AlGaN/GaN HEMT grown on SiC substrate. The cascode die is flip-chipped onto an AlN substrate via electrical and mechanical bumps. This GaN-based cascode cell is dedicated to act as the unit power device within a broad-band capacitively-coupled 4-18GHz distributed amplifier.

Keywords-component; AlGaN/GaN HEMT modelling, balanced cascode cell, flip-chip, gallium nitride.

I. INTRODUCTION
The emergent GaN HEMTs (High Electron Mobility Transistor) devices are promising for power amplification due to their excellent material properties: they have high breakdown voltage with high cutoff frequency compared to the other material based devices, leading to high power and high efficiency amplifiers for next generation wireless communication, satellite communication and radar systems. Famous abilities have been demonstrated by several papers [1], [2]. The capability of generating high RF output power makes AlGaN/GaN HEMTs an appealing alternative to traditional GaAs and InP devices.

This paper deals with the non-linear modeling of GaN HEMTs device and the power optimization of cascode cells to be integrated in 4-18GHz distributed amplifiers. Thermal issues of the cascode cell is analyzed and controlled to prevent each device from thermal failure. An aluminum nitride flip-chip substrate (AlN) presenting a high thermal conductivity (170W.m⁻¹.K⁻¹) is used to have a good thermal dissipation [3].

II. LINEAR & NON-LINEAR MODELLING
The device considered in this paper is a 400µm coplanar AlGaN/GaN HEMT (8x50µm) of 1.5µm-gate length processed on a silicon carbide substrate form Tiger Laboratory.

A. Linear model
The first analysis to be led concerns the extraction of the small signal model of the transistor. All parameters have been extracted from pulsed scattering [S] parameters measurements in the (2-40)GHz frequency band which are measured for each point of the I(V) networks.

This model includes two different parts:
• Extrinsic elements linked up to the die accesses (8 parameters).
• Intrinsic elements corresponded to the active device (7 parameters).

Fig.1 details the small signal model topology.

A dedicated extraction method is used to find all model components: the linear model is calculated with an optimization loop (simulated annealing method) with a cost function meaning that the calculated intrinsic parameters are frequency independents. Extrinsic parameters have to be constant at any bias point while the intrinsic parameters are bias dependent.

The linear model is defined at a specific bias point selected for the future amplifier application.

Fig.2 presents the comparison between model and measurements over the 2-40GHz frequency band and demonstrates the good agreement obtained.
Figure 2. Comparison between simulated and measured scattering parameters at $(V_{gs0}=-7V, V_{ds0}=22.6V)$ quiescent bias point.

B. Non linear model

So as to obtain the non linear model with the current source parameters and then the static characteristics [4], pulsed I-V measurements are performed at room temperature up to 45V of $Vds$ (Fig.3). A drain current density of 1.45A/mm is obtained at the quiescent bias point $(V_{gs0}=-7V, V_{ds0}=22.6V)$. The current source is modeled by Tajima’s equation included up to 14 parameters.

Thanks to dedicated software developed at XLIM laboratory, the non linear model parameters are directly extracted knowing the extrinsic resistors form [S] parameters characterization.

The parameters of the breakdown generator and the input diodes are extracted from this measurement. The breakdown is directly described by exponential increases of the gate and drain currents when the breakdown voltage is reached while the diodes are modeled as non linear current sources with Shockley equation.

Cgs and Cgd non linear capacitances are described by hyperbolic tangent equations as a function of its own control voltage $(Vgs$ and $Vgd)$. These values are extracted along a specific load line on the I-V networks for AB class operation by multibias S parameters extraction.

This model has been implemented in a commercial simulation environment in order to design the optimum power cascode cell.

III. BALANCED CASCODE CELL FOR BROADBAND AMPLIFIER

The cascode cell considered in this part is dedicated to the design and optimization of a 4-18GHz flip-chip distributed power amplifier [5].

The design procedure makes necessary to optimize the power performance of the cascode cell on the bandwidth. Thus, an additional series capacitor $C_{a1}$ is placed on the gate of the second transistor to fix the power matching between transistors independently of frequency. The schematic is represented on Fig.4.

For an optimal transfer between transistor T1 to transistor T2 the drain pad of the first transistor is connected to the source metallization which is distributed on both sides of the transistor T2.

An additional resistance $R_{stab}$ of 15Ω has been added in series with $C_{a1}$ but integrated onto the AlN substrate to stabilize the cascode cells by avoiding any potential oscillations. As a supplement to the Rollet criterion, the Fig.5 presents the simulated normalized determinant function (NDF) checking the intrinsic stability of the active cascode cell.
The thermal resistance of this 8x50μm device in standard report is around 35°C/W. Thermal simulations showed that this value is increased by a factor of 1.33 in flip-chip configuration what gives the 47°C/W value. Considering a maximum junction temperature of 35°C, the maximum dissipated power should not exceed 3.5W. Fig.7 shows the simulated dissipated power of each active device of the cascode cell at 20dBm input power.

One can note a maximum value of dissipated power of 3.4W reached by the 2nd transistor at 5GHz. So the cascode cell should be measured imperatively under RF and DC pulsed conditions to avoid any thermal induced failure of the active devices because it is extremely close to the limit of 3.5W.

IV. MEASUREMENTS

A. Scattering parameters measurements

In order to check the accuracy of the linear and nonlinear modeling of the balanced cascode cell, on-wafer S-parameters measurements have been performed in the 0.5-20GHz bandwidth as shown on Fig.8.

The comparison of simulated and measured S-parameters demonstrates a good agreement. It is interesting to note that the gain of the balanced cascode cell is quite flat in the beginning of bandwidth while it is not true for a single transistor.
Figure 8. Comparison of simulated and measured S-parameters of the cascode cell.

B. Pulsed load-pull measurement

On-wafer pulsed Load-Pull measurements of the cascode cell have been performed in order to check and compare the optimum power state optimized from nonlinear simulations with power measurements. During the power Load-Pull characterization, the pulses were 10µs width according to a 10% duty cycle. Both RF signals and biases were pulsed.

Fig.9 illustrates the great power performance obtained (1.3W @10GHz) and the good agreement with the simulation.

The output load was tuned for maximum output power matching at this frequency. The output load impedance for maximum output power of the cascode cell is (20+j12) at a bias level of $V_{\text{BIAS,D}}=30\text{V}$, $V_{\text{BIAS,G1}}=-6\text{V}$ and $V_{\text{BIAS,G2}}=9\text{V}$.

V. CONCLUSION

Using an accurate modeling process and power design criteria, an optimized GaN cascode cell has been designed for 4-18GHz power distributed amplifier. Stability analyses were conducted to avoid the occurrence of parametric oscillation phenomena. Furthermore, power simulations were compared to pulsed power measurements. A strong attention must be paid to thermal management. This paper demonstrated that the cascode cell is well suited to the power optimization of distributed architecture over wide bandwidths since it enables higher gain and high power as well as easier output power matching. This result is important for the next generation of high power distributed amplifiers in GaN technology.

ACKNOWLEDGMENT

The authors wish to acknowledge TIGER laboratory for epitaxial layers and processing on SiC wafers.

REFERENCES


