

Performances of AlInN/GaN HEMTs for Power Applications at Microwave Frequencies

O. Jardel^{#1}, G. Callet^{*,#2}, J. Dufraisse^{*,#}, N. Sarazin[#], E. Chartier[#], T. Reveyrand^{*}, M. Oualli[#], D. Lancereau[#], M.A. Di Forte Poisson[#], S. Piotrowicz[#], E. Morvan[#], S.L. Delage[#]

[#]Alcatel-Thales III-V Lab
Route de Nozay, 91460 Marcoussis, France

¹olivier.jardel@3-5lab.fr

^{*}XLIM C²S² (UMR CNRS 6172)
7, rue Jules Vallès, 19100 Brive-la-Gaillarde, France

²guillaume.callet@xlim.fr

Abstract— We report a comparative study on AlInN/GaN HEMTs on SiC substrates having four different processes and epitaxies. The outstanding performances of such devices will be explained thanks to intensive characterizations: pulsed-IV, [S]-parameters and load-pull at several frequencies from S to Ku bands.

The measured transistors with 250nm gate lengths from different wafers delivered in cw: 10.8 W/mm with 60 % associated PAE at 3,5 GHz, 6.6 W/mm with 39% associated PAE at 10,24 GHz, and 4.2 W/mm with 43 % associated PAE at 18 GHz.

I. INTRODUCTION

AlInN/GaN HEMTs are now competing with AlGaN/GaN HEMTs in several laboratories, and several publications have been recently edited showing very impressive power performances at microwave frequencies [1-4], despite the weak maturity of the processes. One of the main advantages of this material compared to AlGaN/GaN is the lattice match between the Al₈₂In₁₈N and the GaN, leading to a reduction of the mechanical constraints, and potentially of the dislocation densities compared to AlGaN/GaN, while having higher polarization effects [5-7].

In this paper we present the latest results obtained at Alcatel-Thales III-V Lab, and particularly large-signal measurement results, showing the strong potential of this new technology, and confirming the theoretical expectations [8]. This study has been done on several wafers with different processes or epitaxial growths, and their impact on the devices characteristics is extensively studied thanks to characterizations such as pulsed-IV and [S]-parameters.

II. EPITAXIAL GROWTH AND DEVICE PROCESSING

Four wafers have been characterized, named A, B, C, and D. Their characteristics are presented here.

Epitaxial layers were grown of SiC substrate by Low Pressure Metal Organic Chemical Vapour Deposition (LP-MOCVD) using a 2-inch single wafer reactor. The heterostructures consist in a 1.7µm insulating GaN buffer layer, a 1 nm thick AlN spacer layer and an undoped AlInN layer with approximately 18% of Indium content. Different

thicknesses of this layer have been grown on the different wafers, as presented at Table I. At this content, AlInN grown on GaN is near lattice matched conditions, i.e. almost without strain. Adding an AlN spacer layer at the AlInN/GaN interface allows to enhance the carrier mobility, as reported in [9].

Contactless sheet resistance measurements are reported in table I for each wafer. After Molybdenum based alignment marks lift-off, ohmic contacts were formed by rapid thermal annealing of Ti/Al/Ni/Au multilayer at 900°C during 30s under nitrogen ambient. Their average resistance was measured to be 0.15±0.02 Ω.mm. Argon ion implantation was used for device isolation. 250 nm Ni based T-Gates were formed by e-gun evaporation after electron beam lithography. The fourth wafer has different gate metallization than the other ones, inducing a gate resistance reduction by a factor 2 (*cf* Table II, the resistance values provided are measured on specific gate-metal meander line test devices). The devices were passivated with a 250 nm thick Si₃N₄ layer deposited by plasma enhanced chemical vapour deposition. A Ti/Pt/Au multilayer deposited by e-gun was used as interconnections. Multifinger device 3D interconnects were fabricated with plated gold bridge technology on photosensitive BCB.

TABLE I
EPITAXIAL CHARACTERISTICS

Wafer	A	B	C	D
eInAlN (nm)	10	10	7	11.5
Rsheet (Ω)	320	320	300	311
Ns (cm-2)	1.5.10 ¹³	1.5.10 ¹³	1.9.10 ¹³	1.3.10 ¹³

TABLE II
GATES METALLIZATION AND RESISTANCE

Wafer	A	B	C	D
Gate type	Ni/Au	Ni/Au	Ni/Au	Ni/Pt/Au
Rg (Test device) (Ω)	44	48	47	23

III. PULSED IV-MEASUREMENTS

Pulsed IV measurements have been performed on $2 \times 100 \mu\text{m}$ transistors from the four different wafers described before.

The Table III presents some of the most important parameters extracted from these IV measurements.

I_{dss} is expressed for $V_{dsi}=10\text{V}$ on the networks at ($V_{gsq}=0\text{V}$, $V_{dsq}=0\text{V}$). V_p is the pinch-off voltage of the device, measured at $V_{ds}=5\text{V}$.

The trapping effects were also characterized for $2 \times 100 \mu\text{m}$ transistors, using the method described in [10]: during the pulsed measurements, the devices under test are biased at chosen quiescent points (V_{gsq} , V_{dsq}). As the emission of charges is very slow compared to their capture, the instantaneous current I_{dsi} measured during pulses depends either on the quiescent voltages or on the instantaneous voltages (V_{gsi} , V_{dsi}). The combination of quiescent bias points used is:

- (1) ($V_{gsq}=0$, $V_{dsq}=0$),
- (2) ($V_{gsq}=V_p$, $V_{dsq}=0$)
- (3) ($V_{gsq}=V_p$, $V_{dsq}=25\text{V}$ and 35V here);

The gate-lag (GL) is quantified by comparing (1) and (2), and the drain-lag (DL), by comparing (2) and (3).

In order to get a meaningful quantification of the lag effects, they are expressed in terms of potential power degradation: the achievable power is calculated thanks to the formulation giving the class A theoretical max power:

$$P_{outmax} = \frac{1}{8} \cdot I_{max}(V_{max} - V_{knee})$$

Where: $V_{max} = 2 \cdot V_{bias} - V_{knee}$

The difference between the estimated output powers calculated for each of the three IV networks is expressed in percents.

This calculation for each IV network leads to:

$$GL(\%) = 1 - \frac{(\Delta I' \cdot \Delta V')}{(\Delta I \cdot \Delta V)}$$

$$DL(\%) = 1 - \frac{(\Delta I'' \cdot \Delta V'')}{(\Delta I' \cdot \Delta V')}$$

Parameters of these equations are graphically obtained, as shown at figure 1.




Fig. 1 Graphical estimation of the theoretical output power to calculate the impact of the lag effects.

The breakdown voltage is obtained thanks to the drain current injection technique presented in [11].

TABLE III
PULSED-IV PARAMETERS

Wafer	A	B	C	D
I_{dss} (mA/mm)	1.2	1.2	1.28	1.22
V_p (V)	-2.65	-2.8	-2.7	-3.8
Gate-lag (%)	4	6	3	0
Drain-lag at $V_{ds}=25\text{V}$ (%)	9	12	19	17
Drain-lag at $V_{ds}=35\text{V}$ (%)	15	22	29	23
V_{bk} (V)	$\approx 45^*$	≈ 83	≈ 70	$> 65^*$

*The breakdown voltages on wafers A and D could not be well estimated due to buffer current leakage, which alter the measurement results.

The I_{dss} values are very high and are in accordance with the high sheet carrier densities n_s measured and presented in table I. In return, the breakdown voltages are quite low, hence limiting the drain bias voltages for power applications to lower values than the ones usually used with 250 nm gate length AlGaIn/GaN HEMTs.

The lag effects differ from a wafer to another, but it has to be noted that the gate-lag effects are negligible for all the wafers. The drain-lag effects induce a power dispersion estimated between 9 and 19%.

IV. SMALL-SIGNAL MEASUREMENTS AND MODELLING

[S]-parameters have been measured on $8 \times 75 \mu\text{m}$ devices at $V_{ds}=15\text{V}$, $I_{ds}=200 \text{ mA/mm}$, in order to obtain the frequency performances of these devices. They are presented at Table IV. The MSG/MAG transition frequency was lower than 20 GHz on the first three wafers, preventing their use in K band applications. It reaches 22.5 GHz for the last one thanks to the strong improvement of the gate resistance by using a Pt diffusion barrier in the gate metallization (*cf* Table II).

Small-signal models have been extracted from these measurements in order to evaluate the correlation between the fabrication aspects and the electrical performances. Some parameters of these models are presented at Table V. The gate resistance values extracted confirm the interest of the Ni/Pt/Au gate metallization, R_g being almost divided by two in the wafer D compared to the wafers A, B and C.

Besides, there is not a clear correlation between the values of the capacitance C_{gs} and the barrier layer thickness, which was expected to diminish with its increase. This is the case for C_{gd} , but not in a proportional manner.

TABLE IV
SMALL-SIGNAL PARAMETERS

Wafer	A	B	C	D
MSG/MAG trans. (GHz)	15.5	18	16	22.5
Max gain @ 10GHz (dB)	13.8	13.2	14.1	12.7
	MSG	MSG	MSG	MSG
Max gain @ 20GHz (dB)	7.8	8.3	8	10.1
	MAG	MAG	MAG	MSG

TABLE V
EQUIVALENT SMALL-SIGNAL MODEL PARAMETERS

Wafer	A	B	C	D
Rg (Ω)	2	1.8	2	1.05
Cgs (pF/mm)	1.88	1.842	1.473	1.56
Cgd (pF/mm)	0.151	0.172	0.293	0.193
Gm (S/mm)	0.373	0.482	0.467	0.415
Gd (S/mm)	0.015	0.015	0.019	0.017
Cds (S/mm)	0.192	0.348	0.368	0.193

V. LARGE-SIGNAL MEASUREMENTS

A. CW load-pull measurements at 3.5 GHz

Measurements have been performed on a $12 \times 100 \mu\text{m}$ transistor from the wafer B in cw at 3.5 GHz in class A, at a quiescent drain current $I_{ds0}=420 \text{ mA/mm}$. This wafer presents the lowest lag effects of the four wafers, and the best breakdown voltage.

We obtained a record performance of 10.8 W/mm and 60% of associated PAE at $V_{ds}=30 \text{ V}$, and a record PAE of 70% with an associated output power of 4.2 W/mm at $V_{ds}=15 \text{ V}$. The very linear increase of the output power versus the drain bias voltage shows the limited impact of the drain-lag on the transistors from this wafer.




Fig. 2 Power performances of a $12 \times 100 \mu\text{m}$ transistor from the wafer B in cw, for different drain bias voltages in class A, ($I_{ds0}=500 \text{ mA}$). The linear increase of the output power versus the drain bias voltage shows the little impact of the traps.

B. CW load-pull measurements at 10 GHz

Load-pull measurements in cw performed on wafer A have been presented in [2], and a record performance of 10.3 W/mm with 51% of PAE has been obtained at $V_{ds}=30 \text{ V}$ for $4 \times 75 \mu\text{m}$ devices in class AB.

New measurements were carried out on $8 \times 75 \mu\text{m}$ transistors from the wafer D at 10.24 GHz in cw, at $I_{ds0}=300 \text{ mA/mm}$, and at $V_{ds}=15, 20, 25$ and 30 V . For each bias voltage, the load impedance was optimized in order to maximize the output power. The maximum power obtained is 3.5 W/mm with a PAE of 51% at $V_{ds}=15 \text{ V}$ and 6.6 W/mm with a PAE of 39% at $V_{ds}=30 \text{ V}$. The devices showed almost no ageing at $V_{ds}=15, 20$ and 25 V during the whole measurement campaign. At $V_{ds}=30 \text{ V}$, the devices exhibited

7.1 W/mm and 41% of PAE at the first measurement, and then the devices stabilized rapidly at the performances presented here.

The weak impact of the trapping effects can be attested by the limited decrease of the mean drain current in function of the input power before the gain compression, as explained in [12].

Moreover, it has to be underlined that despite the fact that the technology is still under development, we noted a very high reproducibility of the measurements performed on several devices of the wafer.




Fig. 3 Power performances of a $8 \times 75 \mu\text{m}$ transistor from the wafer D in cw, for different drain bias voltages (15, 20, 25 and 30V) in class AB, ($I_{ds0}=300 \text{ mA/mm}$).

C. CW load-pull measurements at 18 GHz

In order to evaluate the power performances of AllInN/GaN components up to 18 GHz, we performed load-

pull measurements in cw on $8 \times 75 \mu\text{m}$ transistors from the wafer A. The performances obtained for the optimal load impedance for power added efficiency (PAE) are presented in Fig. 4.




Fig. 4 Power performances of a $8 \times 75 \mu\text{m}$ transistor from the wafer A obtained at 18 GHz in cw, $V_{ds}=20$ V, $I_{ds}=250$ mA/mm (class AB) on the optimal load impedance for PAE $Z_{load}=12.3+j14.1$.

We obtained an output power of 34.1 dBm (2.5W) which correspond to 4.2 W/mm with a PAE of 43% and an associated gain of 6.5 dB. This relatively high value of PAE, as well as the negligible decrease of the mean drain current, shows tacitly the low level of drain-lag of these devices.

VI. CONCLUSIONS

An overview of the potentialities of the AlInN/GaN based HEMTs processed at Alcatel-Thales 3-5lab has been presented here. Despite the fledgling maturity of the technology, the measured devices exhibit excellent power performances, even in Ku band. High levels of PAE are obtained thanks to very limited trapping effects, which seem to be one of the main advantages of the AlInN/GaN compared to the AlGaIn/GaN.

ACKNOWLEDGMENT

The research leading to these results has received funding from Seventh Framework Programme FP7/2007-2011 under grant agreement n°214610, project MORGaN.

REFERENCES

- [1] G.H. Jessen, J.K. Gillespie, G.D. Via, A. Crepo, D. Langley, M.E. Aumer, C.S. Ward, H.G. Henry, D.B. Thomson, D.P. Parlow, "RF power measurements on InAlN/GaN unstrained HEMTs on SiC substrates at 10GHz", *IEEE Electron Device Lett.*, vol. 28, no. 5, pp. 354-356, May 2007.
- [2] N. Sarazin, E. Morvan, M.A. Di Forte Poisson, M. Oualli, C. Gacquièrre, O. Jardel, O. Drisse, M. Tordjman, M. Magis, and S.L. Delage, "AlInN/AlN/GaN HEMT Technology on SiC with 10-W/mm and 50% PAE at 10 GHz", *IEEE Electron Device Lett.*, vol. 31, no. 1, pp. 11-13, Jan. 2010.
- [3] A. Crespo, M.M. Bellot, K.D. Chabak, J.K. Gillespie, G.H. Jessen, V. Miller, M. Trejo, G.D. Via, D.E. Walker Jr., B.W. Winningham, H.E. Smith, T.A. Cooper, X. Gao, S. Guo, "High Power Ka-Band Performance of AlInN/GaN HEMT With 9.8-nm Thin barrier", *IEEE Electron Device Lett.*, vol. 31, no. 1, pp. 2-4, Jan. 2010.
- [4] N. Sarazin, O. Jardel, E. Morvan, R. Aubry, M. Laurent, M. Magis, M. Tordjman, M. Oualli, O. Drisse, J. DiPersio, M.A. Di Forte Poisson, S.L. Delage, N. Vellas, C. Gacquièrre, D. Theron, "X-Band Power Characterization of AlInN/AlN/GaN HEMT grown on SiC Substrate", *Electronic Lett.*, vol. 43, Issue 23, Nov. 8.2007.
- [5] M. Gonschorek, J.F. Carlin, E. Feltin, M.A. Py, N. Grandjean, "High electron mobility lattice-matched AlInN/GaN field effect transistor heterostructures", *Appl. Phys. Lett.*, vol. 89, no. 6, p. 062 106, Aug. 2006.
- [6] A. Dadgar, M. Neuburger, F. Schulze, J. Bläsing, A. Krtschil, I. Daumiller, M. Kunze, K.M. Günther, H. Witte, A. Diez, E. Kohn, A. Krost, "High current AlInN/GaN field effect transistors", *Phys. Stat. Sol. (A)*, vol. 202, no. 5, pp. 832-836, Apr. 2005
- [7] N. Neuburger, T. Zimmermann, E. Kohn, A. Dadgar, F. Schulze, A. Krtschil, M. Gunther, H. Witte, J. Blasing, A. Krost, I. Daumiller, and M. Kunze, "Unstrained InAlN/GaN HEMT structure", *Int. J. High. Speed Electron Syst.*, vol. 14, no.3, pp. 785-790, 2004.
- [8] J. Kuzmik, "Power electronics on InAlN/(In)GaIn: Prospects for a record performance", *IEEE Electron Device Lett.*, vol. 22, no. 11, pp. 510-512, Nov. 2001.
- [9] J. Xie, X. Nie, M. Wu, J.H. Leach, Ü. Özgür, H. Morkoç, "High Electron mobility in nearly lattice matched AlInN/AlN/GaN heterostructure field effect transistor", *Appl. Phys. Lett.*, vol. 91, no. 13, p. 132 116, Sep. 2007.
- [10] C. Charbonniaud, S. De Meyer, R. Quéré and J.P. Teyssier, Electrothermal and trapping effects characterisation of AlGaIn/GaN HEMTs, *Gallium Arsenide Symposium Dig.*, Munich, Germany, Oct. 2003, pp. 201-204.
- [11] S.R. Bahl, J.A. Del Alamo, "A New Drain-Current Injection Technique for the Measurement of off-state breakdown Voltage in FET's", *IEEE Trans. On Electron Devices*, vol. 40, no. 8, pp. 1558-1560, 1993.
- [12] O. Jardel, F. De Groote, T. Reveyrand, J.C. Jacquet, C. Charbonniaud, J.P. Teyssier, D. Floriot and R. Quéré, An electrothermal model for AlGaIn/GaN power HEMTs including trapping effects to improve large-signal simulation results on high VSWR, *IEEE Trans. on Microwave Theory and Techniques*, vol. 55, issue 12, part 2, pp. 2660-2669, Dec. 2007.